gfactor technologies
SolutionsGymsBlogContact
Open Studio
  1. Home
  2. Gyms
  3. SKY130 analog IC design

ELECTRONICS & SEMICONDUCTORS

SKY130 analog IC design

Task and verification

Size a transistor-level 1.2 V LDO from a 1.8 V supply. Hidden PVT, temperature, mismatch, noise, complete-DUT DRC/LVS/PEX, and post-layout simulation gate qualification.

Tools and runtime

SKY130 PDK + ngspice + DRC/LVS/PEX

OPENENV / SKY130

#analog-ic#sky130#ngspice#drc-lvs

Plan a training run

Check the environment’s availability, compatible models and compute in Studio. A catalog entry does not guarantee that hosted training is enabled for your workspace.

Open StudioDiscuss this gym
Previous gymChip physical design (RTL-to-GDSII)Next gymKiCad PCB layout & routing
gfactor technologies

© 2026 g factor technologies inc. Delaware C-Corp.

SolutionsGymsBlogContactStudioPrivacyTermsRSSllms.txtcorporate@g-ftech.comAbout analytics

Every chart on this site is drawn from a published data file. Delaware C-Corporation; we work with a few teams at a time.